This paper describes an algorithm for the simulation of gate-level logic. Multiple logic levels are used to describe the state of each node. Each state corresponds to a diferent voltage level, and the number of levels to be usedfor a simulation is user-defined. This feature simplijies considerably the interface between a digital and an analog simulatot: A DC solver is incorporated to find the initial operating point of a circuit before a transient analysis begins. This solver has the capability of finding the operating point of gates located in feedback loops. For transient analysis, a gate delay model that takes into account the slope of the input waveforms is used. The performance of the algorithm is demonstrated by simulations of a number of benchmark circuits.
Introduction
As the percentage of integrated circuits that contain both analog and digital components keeps growing, so does the importance of mixed-mode simulation as a verification tool.
Extensive literature exists on this topic: for a detailed bibliography the interested reader is referred to [l, 21 and to the references listed therein. A feature common to all published mixed-mode simulation algorithms is that they must trade-off speed versus accuracy, in particular when it comes to simulating the digital portion of a circuit. In terms of speed, gate-level simulation would have to be the preferred choice, because it can run almost three orders of magnitude faster than a circuit level simulation. Even higher levels of simulation such as timing simulation can run up to 100 times slower than a gate-level simulation [2] . On the other hand, it is also desirable to keep as much information as possible about signal levels: denoting the output of a gate as "unknown," as is done in most logic simulators, provides no information about the actual voltage present at the gate's output. This causes problems at the digital-analog interface of mixed-mode simulators.
An attempt to reconcile these two conflicting requirements was made with the development of so called lhis work was supported in part by the National Science Foundation under Grant MIP-9211163.
electrical-logic analysis, or ELOGIC [3] . This is a switchlevel timing analysis technique in which signals can take any of a number of user-specified voltage levels between a logic zero and a logic one. The ELOGIC simulation algorithm then computes the time necessary for a node voltage to change its value from its current level to an adjacent one. In this way it is possible to control the signal resolution, and in particular to trade off speed for accuracy. However, the simulation is still performed at the device level using ordinary device models, so that the computational effort required is still substantially greater than gate-level logic simulation [2] . A different approach is given in [l], where a functional-level mixed-mode simulator is described. As in ELOGIC simulation, an arbitrary number of voltage levels between a logic zero and a logic one is available to represent signal values. Ordinary AND and OR Boolean operations are replaced by m'n and M(LY operations on the signal levels. In this way logic functions can be simulated at the gate level, and a certain number of high-level analog operations can be handled as well.
The simulation algorithm described here also tries to retain the speed of traditional gate-level simulation, while at the same time maintaining enough information on the waveforms generated by digital logic gates to compute accurate delays and provide lower level simulators with detailed data. In particular, multiple logic states (levels) are used to describe the state of each node. Each state corresponds to a voltage level, and the the number of levels to be used for a simulation is user-defined. These logic levels provide more information about a waveform than the traditional states (0, 1, X, Z), so slopes of waveforms can be determined and accurate times can be calculated for threshold crossings. There are however a number of differences between the algorithm described here and the one proposed in [ 11: one is that our implementation requires only ordinary Boolean algebra operations (except for computing delays). As a consequence of this fact, it is possible to determine the initial state of the circuit by solving a set of Boolean algebraic equations, so that a valid operating point for the circuit can be determined before a transient analysis begins, thus eliminating the need for an unknown state. The DC solver has the ability to handle gates in feedback loops, so it is not limited to combinational circuits.
Multiple-level logic
An obvious way to try to combine the speed of gatelevel logic simulation with the finer resolution of multiple signal levels is to use Boolean algebras containing more than two elements. A complete mathematical treatment of such algebras is beyond the scope of this paper, and can be found, for instance, in [4, 5] . In brief, a Boolean algebra is a set of elements on which three operations, called AND (A), OR (V) and NOT 0, have been defined. It can be shown that, as a consequence of the laws that Boolean operations must satisfy, a finite Boolean algebra must contain exactly 2" elements. Unfortunately this order relation is only partial, not total (except in the case of a two-element algebra): this means that there exist pairs of elements 2, y such that neither z 5 y nor y 5 2 is true. It can be shown that if z = z A y, then z is the largest element such that z 5 z and z 5 y: therefore, the AND operation can can be regarded as a sort of min operation on the the Boolean algebra Similarly, if z = x V y, then z is the smallest element such that z 5 z a n d y i z .
At a first look it would appear that the easiest way to perform logic simulation with more than two signal levels would be to use a Boolean algebra with more than two elements, with each element in the algebra corresponding to a different signal level. However, because the various Boolean operations are supposed to model the behavior of physical gates, additional constraints must be taken into account: for instance, it seems reasonable to require that the output of an AND gate be equal to the lowest input level (i.e. the AND Boolean operation must behave like the m'n operator on the input signals [l] 
It is easy to verify that, with those restrictions placed on the pair (d, z F ) , the logic operations thus defined behave on signals as desked: the output of an AND is the minimum among the inputs, the output of an OR the maximum, and a NOT generates a signal level which is as close to a logic zero as the input was to a logic one. The signal representation described above can be implemented by describing each logic level by a binary string of length 2n, divided in a lower and an upper half: the lower half represents z1 and the upper half represents x F in the
The number of ones in either half of this binary string determines the logic level: if the string contains all zeros, it is a logic zero, and if the string contains all ones, it is a logic one. Representations of intermediate levels are obtained by shifting the same number of ones in both halves of the string. In the lower half of the string the ones must be shifted in from the right, so that all the least significant bits of the string are ones and the the most significant bits are zeros. The opposite operation is performed on the upper half of the binary string: the ones must be shifted in from the left, so that all the ones are contained in the most significant bits and all the zeros are in the least significant bits. Since both halves always have the same number of ones and zeros, the two halves will always be symmetrical about the middle. As an example, a representation with five signal levels is shown Gaussian elimination is used to solve a set of linear boolean equations. In the case considered here, the equations will generally be nonlinear, so a different algorithm is needed. A suitable one is a straightforward extension of Gaussian elimination, namely the method of successive eliminations, described below; a broader and more thorough discussion of this algorithm can be found in 
Consequently, the equation ( a
Note that if the number of logic states is odd, there is a middle state which is the complement of itself (such as in the last example of the NOT function). This state allows for a valid operating point for feedback loops where an odd number of inversions exists.
Initialization
Most switch-level or gate-level simulation algorithms have no mechanism for computing the initial operating point of a digital circuit containing feedback loops. The common solution is to initialize all the nodes to an undefined state X, and then to continue the simulation with the usual rules of three-element logic algebra. It will be shown next that, using the signal representation introduced in the previous section, it is possible to compute the initial state of any digital circuit, if one exists, or to determine that one does not exist, or that more than one exists, and, in the last case, what nodes may have more than one solution and must therefore be truly considered to have an undefined state. All this is possible because, as pointed out earlier, all operations on signals can be expressed in terms of ordinary Boolean algebra operations.
In traditional circuit simulation, the DC operating point of a circuit is found by computing a solution of a set of real algebraic equations. Similarly, the initial state of a digital circuit can be computed by solving a set of boolean It should be stressed again that the theorems above are valid in any Boolean algebra, not just in the ordinary binary algebra (where they are trivial).
If the state of each node in a digital circuit is described by a pair of Boolean variables (as explained in the previous section), each gate in the circuit generates two Boolean equations. For example, the NOR gate shown in Fig. 1 generates the equations:
The above equations have the form: which, by the laws of Boolean algebra, is equivalent to [4] :
Therefore there is no loss of generality in assuming that the set of equations to be solved has the form: However, if this algorithm were implemented exactly as described above, the computational effort required to solve even a system of moderate size would quickly exceed practical limits. To get around this problem, a slight modified version of this algorithm is described next. This implementation relies on the sparsity of the system of equations being solved: in this case, this means that each equation in the system depends explicitly only on a small subset of the total number of unknowns. It is well-known that the equations describing an electrical network are almost always sparse [lo] . To take advantage of this fact the equations will be split into smaller groups, according to the unknowns that affect them, Let: Si = { j : fj depends on zi but not on 2 1 , . . . , zi-l}, and define:
It is immediate to verify that Fi depends only on zi, . . . , zn (the claim is obvious for i = 1; by induction, F' depends only on x i , , . .,x,,, so F:, and Fj, depend only on zi+l,. . .,z,,, as does G'+', and hence Fi+'). The solutions of the original system of equations can then be computed in the following way: Proof: By Theorem 2, the inequalities above imply that: The advantage of this algorithm is that it limits the number of functions that must be handled at the same time, as well as the number of variables on which each function depends, thus reducing the computational effort required to obtain a solution. For an efficient implementation, the functions involved can be represented using BDD's [ll, 121. A simplified pseudo-code description of the algorithm is shown in Fig. 2 . The function ShannonDecomp() returns a pair of functions corresponding to the , f2 v gz) . Upon b " n a -To further limit the overall computational effort, the circuit is partitioned into strongly connected components before the DC solution is computed. This is done by treating the circuit as a directed graph, and performing two depthfirst searches on the graph. The time to partition the circuit is bound by O ( M ) , where M is the number of edges in the graph. The DC solution is computed by using a graph traversal algorithm to propagate the primary inputs throughout the circuit: when a strongly connected component is met, the algorithm described above is used to compute the voltages at the nodes contained in that component.
Transient analysis
A standard event-driven selective-trace algorithm [ 131 is used for transient analysis. The delay model implemented in this algorithm is taken from [ 11: it calculates both a delay time for inputs to propagate to the output and a slope value for the output. To take into account the gain of a gate, the output slope so is expressed as a gate-specific function where U O , a1 , bo and 61 are gate-specific coefficients describing the gate's delay characteristics. In the same way, instead of using a table the output slope can be computed by flrst multiplying the input slope (of the input which caused the transition) by a gain factor L specific to the gate, up to a maximum slew rate smaX determined by the gate:
The value thus obtained, s,, does not take the capacitive load of the gate into account. The actual value of the output slope is computed by scaling sr according to the load [ll: In this formula, C, is the output capacitance of the gate itself, while the Ci's represent the fanout capacitances. 
Numerical results
The algorithms described in the previous sections were implemented in a multi-level logic simulator, whose performance was tested on a number of circuits.
The first test circuit was a ring oscillator consisting of six inverters and a nand gate. A comparison between the waveforms obtained by our simulator and by SPICE are shown in Fig. 3 : the dashed line shows the results using the simulation algorithm described here (17 logic states were used), and the dotted line shows the results of a SPICE simulation. For 200 nanoseconds of simulation time, the gate-level simulation ran at over 600 times faster than the SPICE simulation. A better comparison between the two waveforms can be made in Fig. 4 , which shows a blow-up of one period of the oscillator's output.
The performance of the algorithm to compute the initial operations on a binary string, the speed of logic simulation is retained independently of the number of levels used (as long as the number of levels does not exceed the computer word length). Moreover, the problem of finding the initial state of a digital circuit ("DC solution") can be cast as the problem of finding the solution of a set of Boolean equations. An algorithm for that purpose has been described, and it has been shown how it can be modified to take advantage of the sparsity of the system of equations. On the other hand, the availability of an arbitrary number of intermediate signal levels between a logic zero and a logic one eliminates the need for an "unknown" state, and makes it easier the interfacing of digital and analog simulators. As a disadvantage, it should be mentioned that certain analog elements, such as adders and dividers, cannot be handled by our algorithm (while they can by the algorithm described in [l]).
A simulator implementing the techniques described here was developed, and its performance was tested on a number of benchmark circuits. The examples given show that it achieves a satisfactory trade-off between speed and accuracy. Future research plans include merging this simulator with the multi-level analog simulator described in [14].
